

8080A/8080A-1/8080A-2 8-BIT N-CHANNEL MICROPROCESSOR

- **TTL Drive Capability**
- = 2 μ s (-1:1.3 μ s, -2:1.5 μ s) Instruction Cycle
- Powerful Problem Solving Instruction Set
- 6 General Purpose Registers and an Accumulator
- 16-Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- 16-Bit Stack Pointer and Stack
 Manipulation Instructions for Rapid
 Switching of the Program Environment
- Decimal, Binary, and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.

NOTE:

The 8080A is functionally and electrically compatible with the Intel® 8080.




Figure 1. Block Diagram

Figure 2. Pin Configuration

8080A/8080A-1/8080A-2

Table 1. Pin Description

Symbol	Туре	Name and Function
A ₁₅₋ A ₀	0	Address Bus: The address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. A ₀ is the least significant address bit.
D ₇ -D ₀	1/0	Deta Bus: The data bus provides bi-directional communication between the CPU, memory, and NO devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle. D ₀ is the least significant bit
SYNC	0	Synchronizing Signal: The SYNC pin provides a signal to indicate the beginning of each machine cycle.
DBIN	0	Data Bus In: The DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.
READY	ı	Ready: The READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.
WAIT	0	weit: The WAIT signal acknowledges that the CPU is in a WAIT state.
WR	0	Write: The \overline{WR} signal is used for memory WRITE or I/O output control. The data on the data bus is stable unbits the \overline{WR} signal is active low ($\overline{WR} = 0$).
HOLD	I	 Hold: The HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these busses for the current machine cycle. It is recognized under the following conditions: the CPU is in the HALT state. the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A₁₅-A₀) and DATA BUS (D₇-D₀) will be in their high impedance state. The CPU appropriate sits state with the HOLD ACKNOWLEDGE (HLDA) pin.
HLDA	0	 Hold Acknowledge: The HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at: T3 for READ memory or input. The Clock Period following T3 for WRITE memory or OUTPUT operation. In either case, the HLDA signal appears after the rising edge of \$\phi_2\$.
INTE	0	Interrupt Enable: Indicates the content of the internal interrupt enable flip/flop. This flip/flop may be so or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fatch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.
INT	1	Interrupt Request: The CPU recognizes an interrupt request on this line at the end of the currer instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it was not become
RESET ¹	1	Reset: While the RESET signal is activated, the content of the program counter is cleared. After RESE the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.
V _{SS}		Ground: Reference.
V _{DD}		Power: +12 ±5% Volts.
V _{CC}		Power: +5 ±5% Volts.
V _{BB}	1	Power: -5 ±5% Volts.
φ ₁ , φ ₂	+	Clock Phases: 2 externally supplied clock phases. (non TTL compatible)



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	. 0°C to +70° C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	* *
With Respect to VBB	-0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.5W

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$,

 $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$; unless otherwise noted)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	,
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	٧	
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IH}	Input High Voltage	3.3		V _{CC} +1	٧	
VoL	Output Low Voltage			0.45	٧	I _{OL} = 1.9mA on all outputs,
VoH	Output High Voltage	3.7			٧	l _{OH} = -150μA.
DD (AV)	Avg. Power Supply Current (V _{DD})		40	70	mA	
CC (AV)	Avg. Power Supply Current (V _{CC})		60	80	mΑ	Operation $T_{CY} = .48 \mu\text{sec}$
IBB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	107 .40 Macc
I _{IL}	Input Leakage			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}
ICL	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
I _{DL} [2]	Data Bus Leakage in Input Mode	_		-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
† _{FL}	Address and Data Bus Leakage During HOLD			+10 -100	μΑ	VADDR/DATA = V _{CC} VADDR/DATA = V _{SS} + 0.45V

CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V)$

Symbol	Parameter	Parameter Typ.		Unit	Test Condition		
C_ϕ	Clock Capacitance	17	25	pf	f _c = 1 MHz		
C _{IN}	Input Capacitance	6	10	pf	Unmeasured Pins		
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}		

NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. ΔI supply / $\Delta T_A = -0.45\%$ /° C.




Typical Supply Current vs. Temperature, Normalized^[3]



A.C. CHARACTERISTICS (8080A) $(T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{DD} = +12\text{V }\pm5\%, V_{CC} = +5\text{V }\pm5\%, V_{BB} = -5\text{V }\pm5\%, V_{SS} = 0\text{V}; unless otherwise noted)$


Symbol	Parameter	Min.	Max.	-1 Min.	-1 Max.	-2 Min.	-2 Max.	Unit	Test Condition
CY ^[3]	Clock Period	0.48	2.0	0.32	2.0	0.38	2.0	μsec	
t _r t _f	Clock Rise and Fall Time	0	50	0	25	0	50	nsec	
lø1	Ø ₁ Pulse Width	60		50		60		nsec	
lø2	Ø2 Pulse Width	220		145		175		nsec	
t _{D1}	Delay Ø ₁ to Ø ₂	0		0		0	ļ 	nsec	
t _{D2}	Delay Ø2 to Ø1	70		60		70		nsec	
D3	Delay Ø ₁ to Ø ₂ Leading Edges	80		60		70		nsec	٦
t _{DA}	Address Output Delay From Ø2		200		150	ļ	175	nsec	_ C _L = 100 pF
top	Data Output Delay From Ø2		220	_	180	<u> </u>	200	nsec	
tDC	Signal Output Delay From Ø2 or Ø2 (SYNC, WR, WAIT, HLDA)		120		110	<u> </u>	120	nsec	_ C _L = 50 pF
tDF	DBIN Delay From Ø ₂	25	140	25	130	25	140	nsec]_
t _{DI} [1]	Delay for Input Bus to Enter Input Mode		tDF	ļ	†DF	<u> </u>	†DF	nsec	
t _{DS1}	Data Setup Time During Ø1 and DBIN	30		10	ļ	20	-	nsec	
tDS2	Data Setup Time to Ø2 During DBIN	150		120	<u> </u>	130	_	nsec	
t _{DH} [1]	Data Holt time From Ø2 During DBIN	[1]		[1]	1_	[1]	ļ	nsec	
tIE	INTE Output Delay From Ø2		200		200		200		-† -
tes	READY Setup Time During Ø2	120		90		90	<u> </u>	nsec	-
tHS	HOLD Setup Time to Ø2	140		120		120	-	nsec	
tis	INT Setup Time During Ø2	120		100		100	-	nsec	-{
t _H	Hold Time From Ø2 (READY, INT, HOLD)	0		0	1_		-	nsec	-
tFD	Delay to Float During Hold (Address and Data Bus)		120		120	<u> </u>	120	nsec	
taw	Address Stable Prior to WR	[5]		[5]		[5]		nsec	
tpw	Output Data Stable Prior to WR	[6]		[6]		[6]		nsec	
twp	Output Data Stable From WR	[7]	1	[7]		[7]		nse	C ₁ = 100 pF; Address, Data
twa	Address Stable From WR	[7]		[7]		[7]	-	nse	CL = 50 pF: WR,HLDA,DBIN
tHF	HLDA to Float Delay	[8]		[8]		[8]		nse	
twe	WR to Float Delay	[9]		[9		[9]	Ц_	nse	<u>c</u>
tAH	Address Hold Time After DBIN During HLDA	-2	0	-2	0		0	nse	¢

A.C. TESTING LOAD CIRCUIT





WAVEFORMS




NOTE:

Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.




WAVEFORMS (Continued)



NOTES: (Parenthesis gives -1, -2 specifications, respectively)

- Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
 t_{DH} = 50 ns or t_{DF}, whichever is less.
- 2. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 480$ ns (1:320 ns, 2:380 ns).

TYPICAL & OUTPUT DELAY VS. & CAPACITANCE



- 3. The following are relevant when interfacing the 8080A to devices having $V_{IH} = 3.3V$:
 - a) Maximum output rise time from .8V to 3.3V = 100ns @ C_L = SPEC.
 - b) Output delay when measured to 3.0V = SPEC +60ns @ C_L = SPEC.
 - c) If C_L = SPEC, add .6ns/pF if C_L > C_{SPEC} , subtract .3ns/pF (from modified delay) if C_L < C_{SPEC} .
- 4. $t_{AW} = 2 t_{CY} t_{D3} t_{r\phi2} 140 \text{ ns} (-1:110 \text{ ns}, -2:130 \text{ ns}).$
- 5. $t_{DW} = t_{CY} t_{D3} t_{r\phi2} 170 \text{ ns } (-1:150 \text{ ns}, -2:170 \text{ ns}).$
- 6. If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns. If HLDA, $t_{WD} = t_{WA} = t_{WF}$
- 7. $t_{HF} = t_{D3} + t_{r\phi2} 50 \text{ ns}$).
- 8. $t_{WF} = t_{D3} + t_{r\phi2} 10$ ns.
- Data in must be stable for this period during DBIN T₃.
 Both t_{DS1} and t_{DS2} must be satisfied.
- Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
- Hold signal must be stable for this period during T₂ or T_W
 when entering hold mode, and during T₃, T₄, T₅ and T_{WH}
 when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- This timing diagram shows timing relationships only; it does not represent any specific machine cycle.



INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

Data and Instruction Formats

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OP CODE

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.



Table 2. Instruction Set Summary

		In	etr.	ıctic		ode	. [43		Operations	Clock Cycles
Mnemonic	D7									[2]
MOVE, LOA	-	_		_	_	_=	<u> </u>	Ť	<u> </u>	
MOVr1.r2	lo	1	D	D	D	s	s	s	Move register to register	5
MOV M,r	lŏ	i	1	1	0	s	s	S	Move register to	"
141.04 141,1	ľ	•	•		Ū	٠	٠	•	memory	7
MOV r.M	lo	1	D	D	D	1	1	0	Move memory to regis-	•
1000 1,101	١	•	_	_	_	•	•	٠	ter	7
MVIr	0	0	D	D	D	1	1	0	Move immediate regis-	'
	ľ	•	_	_	_	•		•	ter	7
MVIM	0	0	1	1	0	1	1	0	Move immediate	
									memory	10
LXIB	0	0	0	0	0	0	0	1	Load immediate register	10
									Pair B & C	
LXID	0	0	0	1	0	0	0	1	Load immediate register	10
									Pair D & E	
LXIH	0	0	1	0	0	0	0	1	Load immediate register	10
									Pair H & L	
STAX B	0	0	0	0	0	0	1	0	Store A indirect	7
STAX D	0	0	0	1	0	0	1	0	Store A indirect	7
LDAX B	0	0	0	0	1	0	1	0	Load A indirect	7
LDAX D	0	0	0	1	1	0	1	0	Load A indirect	7
STA	0	0	1	1	0	0	1	0	Store A direct	13
LDA	0	0	1	1	1	0	1	0	Load A direct	13
SHLD	0	0	1	0	0	0	1	0	Store H & L direct	16
LHLD	0	0	1	0	1	0	1	0	Load H & L direct	16
XCHG	1	1	1	0	1	0	1	1	Exchange D & E, H & L	4
	<u> </u>								Registers	
STACK OPS			_	_	_		_			
PUSH B	1	1	0	0	0	1	0	1	Push register Pair B &	11
PUSH D		1		1	^				C on stack	
PUSHD	1	•	0		0	1	0	1	Push register Pair D &	11
PUSH H	1	1	1	0	0	1	0	1	E on stack Push register Pair H &	11
rush n	'	1		U	U	'	U	'	L on stack	11
PUSH	1	1	1	1	0	1	0	1	Push A and Flags	11
PSW	•	•		•	٠	'	٠	'	on stack	• • • • • • • • • • • • • • • • • • • •
POP B	1	1	0	0	0	0	0	1	Pop register Pair B &	10
10, 5	'	'	•	·	٠	٠	•	•	C off stack	
POP D	1	1	0	1	0	0	0	1	Pop register Pair D &	10
, 02.5	•	•	٠	•	٠	٠	٠	. 1	E off stack	
POP H	1	1	1	0	0	0	0	1	Pop register Pair H &	10
				•	•	•	•	Ė	L off stack	
POP PSW	1	1	1	1	0	0	0	1	Pop A and Flags	10
									off stack	
XTHL	1	1	1	0	0	0	1	1	Exchange top of	18
									stack, H & L	
SPHL	1	1	1	1	1	0	0	1	H & L to stack pointer	5
LXI SP	0	0	1	1	Ô	Ō	0	1	Load immediate stack	10
									pointer	
INX SP	0	0	1	1	0	0	1	1	Increment stack pointer	5
DCX SP	0	0	1	1	1	0	1	1	Decrement stack	5
									pointer	
JUMP								┪		
JMP	1	1	0	0	0	0	1	1	Jump unconditional	10
JC	1	1	0	1	1	0	1	0	Jump on carry	10
JNC	1	1	0	1	0	0	1	0	Jump on no carry	10
JZ	1	1	0	0	1	0	1	0	Jump on zero	10
JNZ	1	1	0	0	0	0	1	0	Jump on no zero	10
JP	1	1	1	1	0	0	1	0	Jump on positive	10
JM	1	1	1	1	1	0	1	0	Jump on minus	10
JPE	1	1	1	0	1	0	1	0	Jump on parity even	10
	_	_			_				<u>-</u>	

Mnemonic	D 7			ictic					Operations Description	Clock Cycles [2]
JPO	i	1	1	0	0	0	1	0	Jump on parity odd	10
PCHL	1	1	1	0	1	0	0	1	H & L. to program	5
	<u> </u>								counter	
CALL CALL	1	1	0	0	1	1	0	1	Call unconditional	17
CALL	1	1	0	1	1	i	0	0	Call unconditional	11/17
CNC	li	i	ŏ	i	ò	i	ŏ	ŏ	Call on no carry	11/17
CZ	1	1	ō	Ó	1	1	ō	ō :	Call on zero	11/17
CNZ	1	1	0	0	0	1	0	0	Call on no zero	11/17
CP	1	1	1	1	0	1	0	0	Call on positive	11/17
CPE	1	1	1	1	1	1	0	0.	Call on minus	11/17
CPO	1	1	1	0	0	1	0	0.	Call on parity even Call on parity odd	11/17 11/17
RETURN	<u>-</u>	·	<u>.</u>	<u> </u>	<u> </u>	<u> </u>	·	·	Can on parity odd	11/17
RET	1	1	0	0	1	0	0	1	Return	10
RC	1	1	0	1	1	0	0	0	Return on carry	5/11
RNC	1	1	0	1	0	0	0	0	Return on no carry	5/11
RZ	1	1	0	0	1	0	0	0	Return on zero	5/11
RNZ RP	1	1	0	0	0	0	0	0	Return on no zero	5/11 5/11
RM	1	1	1	1	1	0	0	ö	Return on positive Return on minus	5/11
RPE	i	i	i	ò	i	Ö	ŏ	اة	Return on parity even	5/11
RPO	1	1	1	ō	ò	0	ō	0	Return on parity odd	5/11
RESTART										
RST	1	1	A	Α	Α	1	1	1	Restart	11
INCREMEN							_			_
INR r DCR r	0	0	D	D D	D	1	0	0	Increment register Decrement register	5 5
INR M	0	ō	1	1	0	i	0	6	Increment memory	10
DCR M	0	0	i	i	ō	1	ŏ	1	Decrement memory	10
INX B	0	0	0	0	0	0	1	1	Increment B & C	5
									registers	
INX D	0	0	0	1	0	0	1	1	Increment D & E	5
INX H	0	0	1	0	0	0	1	1	registers	5
IIVA IT	U	U	'	U	U	U	'	۱'	Increment H & L registers	3
DCX B	0	0	0	0	1	0	1	1	Decrement B & C	5
DCX D	ŏ	ō	ō	1	1	ō	1	1	Decrement D & E	5
DCX H	0	0	1	0	1	0	1	1	Decrement H & L	5
ADD										
ADD r	1	0	0	0	0	S	S	S	Add register to A	4
ADC r	1	0	0	0	1	s	S	s	Add register to A	4
ADD M	1	0	0	0	0	1	1	٥	with carry Add memory to A	7
ADC M	i	ŏ	ŏ	ŏ	1	i	1	ŏ	Add memory to A	7
,	•	•	•	•	•	•	•	•	with carry	•
ADI	1	1	0	0	0	1	1	0	Add immediate to A	7
ACI	1	1	0	0	1	1	1	0	Add immediate to A	7
-								ı	with carry	
DAD B	0	0	0	0	1	0	0	1	Add B & C to H & L	10
DAD D DAD H	0	0	0	1	1	0	0	1	Add D & E to H & L Add H & L to H & L	10 10
DAD R	0	0	1	1	1	0	0	1	Add stack pointer to	10
DAU OF	0		•	•	•			١,	H&L	



Summary of Processor Instructions (Cont.)

Mnemonic	D ₇		stru D ₅							Clock Cyclet [2]
SUBTRACT		_						_		4
SUB r	1	0	0	1	0	S	s	s	Subtract register from A	4
SBB r	1.	0	0	1	1	s	s	s	Subtract register from	4
OUD 44	,	0	0	1	0	1	1	0	A with borrow Subtract memory	7
SUB M		U	U	'	U	J	•	Ü	from A	,
SBB M	1	0	0	1	1	1	1	0	Subtract memory from A with borrow	7
SUI	1	1	0	1	0	1	1	0	Subtract immediate	7
	Į								from A	_
SBI	1	1	0	1	1	1	1	0	Subtract immediate from A with borrow	7
LOGICAL	1	_				-				
ANA r	1	0	1	0	0	S	S	S	And register with A	4
XRA r	1	0	1	0	1	s	s	S	Exclusive Or register with A	4
ORA r	1	0	1	1	0	s	s	s	Or register with A	4
CMP r	1	0	1	1	1	s	s	S	Compare register with A	4
ANA M	1	0	1	.0	0	1	1	0	And memory with A	7
XRA M	1	0	1	0	1	1	1	0	Exclusive Or memory with A	7
ORA M	1	0	1	1	0	1	1	0	Or memory with A	7
CMP M	1	0	1	1	1	1	1	0	Compare memory with	1
									Α	7
ANI	1	1	1	0	0	1	1	0	And immediate with A	7
XRI	1	1	1	0	1	1	1	0	Exclusive Or immediate with A	7
ORI	1	1	1	1	0	1,	1.	0	Or immediate with A	7
CPI	1	1	1	1	1	1	1	0	Compare immediate with A	7

			stru	ctic	n C	ode	[1]		Operations	Clock Cycles
Mnemonic	D_7	D ₆	D ₅	D_4	D_3	\mathbf{D}_{2}	D_1	Do	Description	[2]
ROTATE										
RLC	0	0	0	0	0	1	1	1	Rotate A left	4
RRC	0	0	0	0		1	1	1	Rotate A right	4
RAL	0	0	0	1	0	1	1	1	Rotate A left through carry	4
RAR	0	0	Ö	1	1	1	1	1	Rotate A right through	4
							_		carry	
SPECIALS										. '
CMA	0	0	1	0	1	1	1	1	Complement A	4
STC	0	0	1	1	0	1	1	1	Set carry	4
CMC	0	0	1	1	1	1	1	1	Complement carry	4
DAA	0	0	1	0	0	1	1	1	Decimal adjust A	4
INPUT/OUT	[PU	T								40
IN	1	1	0	1	1	0	1	1	Input	10
OUT	1	1	0	1	0	0	1	1	Output	_ 10
CONTROL	Γ-									1.
EI	1	1	1	1	1	0	1	1	Enable Interrupts	4
DI	1	1	1	1	0	0	1	1	Disable Interrupt	4
NOP	0	0	0	0	0	0	0	0	No-operation	4
HLT	0	1	1	1	0	1	1	0	Halt	7
	1								1	1
	1									Į.
	1									
]	1									
1	1									!
1									1	1
	1								1 .	1
1										1
	1								1	1
1	1									
	1									1
1	1									

NOTES:

^{1.} DDD or SSS: B=000, C=001, D=010, E=011, H=100, L=101, Memory=110, A=111.

^{2.} Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

^{*}All mnemonics copyright *Intel Corporation 1977